I'm designing a back-to-back MOSFET battery disconnect and I'm uneasy about the body diode conducting during fault conditions before the gates fully enhance. The datasheet SOA curves feel optimistic. For those who've shipped battery switches, what derating rules do you actually apply to the FETs?