Is it worth learning SystemVerilog assertions for a solo FPGA dev?

I write most of my FPGA logic in plain Verilog and test with directed testbenches, but a colleague insists SVA would have caught my last two silicon bugs. The learning curve looks steep for someone who ships alone. Did assertions actually pay off for your small-team or solo flows?