Gate driver layout for GaN FETs at 1 MHz — what's your spacing rule?

I'm pushing a GaN half-bridge at 1 MHz for a compact PFC stage and the layout is brutal: the gate loop has to be tiny but creepage rules push everything apart. I keep getting gate ringing that threatens the threshold margin. What layout rules do you actually enforce for fast GaN switching?