Debugging FPGA configuration failures at power-up?

My FPGA fails to configure about one time in twenty at power-up, then works after a reset. Power ramp, configuration clock, or bitstream flash timing - where did your root cause turn out to be?