Our PLL-based clock generator refuses to lock and we're going in circles between blaming the loop filter values and suspecting reference spurs. The datasheet's lock-detect is unhelpful. What's your step-by-step debug sequence for a stubborn PLL — where do you probe first?