The FPGA datasheet demands a specific power-up sequence across five rails, which complicates our PMIC design. Some app notes say the sequence matters for reliability, others say modern parts are tolerant. For those who shipped FPGA products, did you implement the full sequence, and did anyone get burned by simplifying it?